Writing nowTrack 1, The Compiler, Linker & Boot Architecture. Tentative Q4 2026.
Embedded Institute
Subscribe to deep dives

Track 3 · Planned · Tentative Q1 2027

The Hardware-Software Interface (HSI)

What the silicon does before and around your code: reset pin states, clock trees, register access, interrupt controllers and DMA.

Track 3 isn’t on sale yet. It opens for pre-order when writing starts, with release planned for Q1 2027.

I need Track 3 sooner

Tracks are written in order. Requests with a real deadline help decide which track gets moved up.

3.1Planned The Silicon Wake-up: High-Z States & Pre-Execution Hardware Reality 3.2Planned The Modern Clock Labyrinth: Oscillators, PLLs & Latency Ramps 3.3Planned Memory-Mapped I/O, Atomic Access & Bit-Banding 3.4Planned Interrupt Controllers (NVIC/PLIC), Latency & Preemption Math 3.5Planned High-Speed DMA Controllers & Cache Coherency

Why each module matters

  • 3.1The Silicon Wake-up: High-Z States & Pre-Execution Hardware RealityKnow what the pins do before your code runs, so reset and power-up don't damage the circuits and actuators they drive.
  • 3.2The Modern Clock Labyrinth: Oscillators, PLLs & Latency RampsSequence clocks, Flash wait-states and PLLs correctly, so startup faults and crystal problems in extreme climates are designed out early.
  • 3.3Memory-Mapped I/O, Atomic Access & Bit-BandingConfigure peripherals without read-modify-write races, and without masking every interrupt.
  • 3.4Interrupt Controllers (NVIC/PLIC), Latency & Preemption MathWork out interrupt priorities and latency, so high-rate interrupts don't corrupt shared data or exhaust the main stack.
  • 3.5High-Speed DMA Controllers & Cache CoherencyUse DMA and cache maintenance together, so you get the bus throughput without stale or corrupted RAM.

The cost of a single failure

The failure it addresses
Floating (High-Z) pins damaging MOSFETs during reset, and the CPU out-running Flash wait-states on a PLL ramp.
Typical cost if it happens
$3,000–$8,000 in burned prototype assemblies, plus about $7,500 of oscilloscope time hunting startup HardFaults.
What the track teaches
Teaches setting pins in the first lines of Reset_Handler and a deterministic clock and wait-state ramp sequence.

Cost benchmarks and engineering labour estimates are drawn from typical industry averages (fully loaded engineering rates of $80–$100 an hour, typical prototype fabrication costs, and low-to-mid volume manufacturing runs). They are provided for risk assessment, educational planning and internal budgeting only. No specific financial return, operational saving or outcome is guaranteed. All tracks

Release emails for Track 3

One email each time a module in this track ships.